it would effectively be rather than taking the standard CPU layout: ``` xx xy xz yx yy yz zx zy zz wx wy wz ``` they are taking ``` xx yx zx wx xy yy zy wy xz yz zz wz ```