How do you decide whether to use synchronous or asynchronous finite-state machines in the context of
How do you decide whether to use synchronous or asynchronous finite-state machines in the context of FPGA? Is it true that hybrid approaches that combine synchronous and asynchronous are possible? @Navadeep and other FPGA users. Any thoughts or input?
